

# Specification for Approval

**PRODUCT NAME:** RGS10096064WR001  
**PRODUCT NO.:** 9915204000

<b>CUSTOMER</b>
<b>APPROVED BY</b>
<b>DATE:</b>

<b>RITDISPLAY CORP. APPROVED</b>

## REVISION RECORD

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
X01	■ INITIAL RELEASE	2006. 09. 06	
A01	■ Transfer from X version ■ Add the packing specification	2006. 10. 02	Page 17
A02	■ Modify specification of dark room contrast ■ Modify D.C electrical characteristics ■ Modify power on/off sequence	2007. 05. 07	Page 4, 7, 8 & 13
A03	■ Modify power off sequence ■ Modify the packing specification	2008. 07. 14	Page 13 & 17

# CONTENTS

ITEM	PAGE
<b><u>1. SCOPE</u></b>	4
<b><u>2. WARRANTY</u></b>	4
<b><u>3. FEATURES</u></b>	4
<b><u>4. MECHANICAL DATA</u></b>	5
<b><u>5. MAXIMUM RATINGS</u></b>	6
<b><u>6. ELECTRICAL CHARACTERISTICS</u></b>	7
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
<b><u>7. INTERFACE</u></b>	9
7.1 FUNCTION BLOCK DIAGRAM	
7.2 PANEL LAYOUT DIAGRAM	
7.3 PIN ASSIGNMENTS	
7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
7.5 INTERFACE TIMING CHART	
<b><u>8. POWER ON / OFF SEQUENCE &amp; APPLICATION CIRCUIT</u></b>	13
8.1 POWER ON / OFF SEQUENCE	
8.2 APPLICATION CIRCUIT	
8.3 COMMAND TABLE	
<b><u>9. RELIABILITY TEST CONDITIONS</u></b>	15
<b><u>10. EXTERNAL DIMENSION</u></b>	16
<b><u>11. PACKING SPECIFICATION</u></b>	17
<b><u>12. APPENDIXES</u></b>	18

## **1. SCOPE**

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by RiTdisplay. This document, together with the Module Assembly Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

## **2. WARRANTY**

RiTdisplay warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). RiTdisplay is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored or used as the conditions specified in the specifications. Nevertheless, RiTdisplay is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

## **3. FEATURES**

- Small molecular organic light emitting diode.
- Color : White
- Panel resolution : 96\*64
- Driver IC : SSD1305
- Excellent Quick response time : 10 $\mu$ s
- Extremely thin thickness for best mechanism design : 1.4 mm
- High contrast : 2000:1
- Wide viewing angle : 160°
- Strong environmental resistance.
- 8-bit 8080-series Parallel Interface.
- Wide range of operating temperature : -40 to 70°C
- Anti-glare polarizer.

#### 4. MECHANICAL DATA

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	96 x 64	dot
2	Dot Size	0.19 (W) x 0.19 (H)	mm <sup>2</sup>
3	Dot Pitch	0.21 (W) x 0.21 (H)	mm <sup>2</sup>
4	Aperture Rate	82	%
5	Active Area	20.14 (W) x 13.42 (H)	mm <sup>2</sup>
6	Panel Size	25.34 (W) x 22.5 (H)	mm <sup>2</sup>
7	Panel Thickness	1.4 ± 0.1	mm
8	Module Size	25.34 (W) x 32 (H) x 1.4 (T)	mm <sup>3</sup>
9	Diagonal A/A size	1.0	inch
10	Module Weight	1.60 ± 10%	gram

## 5. MAXIMUM RATINGS

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage ( $V_{DD}$ )	-0.3	3.5	V	$T_a = 25^{\circ}\text{C}$	IC maximum rating
Supply Voltage ( $V_{CC}$ )	8	16	V	$T_a = 25^{\circ}\text{C}$	IC maximum rating
Operating Temp.	-40	70	$^{\circ}\text{C}$		
Storage Temp	-40	85	$^{\circ}\text{C}$		
Humidity		85	%		
Life Time	13,000	-	Hrs	140 $\text{cd}/\text{m}^2$ , 50% checkerboard	Note (1)
Life Time	16,000	-	Hrs	120 $\text{cd}/\text{m}^2$ , 50% checkerboard	Note (2)
Life Time	19,000	-	Hrs	100 $\text{cd}/\text{m}^2$ , 50% checkerboard	Note (3)

Note:

(A) Under  $V_{CC} = 12\text{V}$ ,  $T_a = 25^{\circ}\text{C}$ , 50% RH.

(B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.

(1) Setting of 140  $\text{cd}/\text{m}^2$  :

- Contrast setting : 0xDF
- Frame rate : 85 Hz
- Duty setting : 1/64

(2) Setting of 120  $\text{cd}/\text{m}^2$  :

- Contrast setting : 0xA0
- Frame rate : 85 Hz
- Duty setting : 1/64

(3) Setting of 100  $\text{cd}/\text{m}^2$  :

- Contrast setting : 0x7B
- Frame rate : 85 Hz
- Duty setting : 1/64

## 6. ELECTRICAL CHARACTERISTICS

### 6.1 D.C ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETERS	TEST CONDITION	MIN	TYP	MAX	UNIT
$V_{CC}$	Analog power supply (for OLED panel)		11.5	12	12.5	V
$V_{DD}$	Digital power supply		2.4	2.7	3.5	V
$V_{DDIO}$	Power supply for I/O pins		1.6	-	$V_{DD}$	V
$I_{DD}$	Operating current for $V_{DD}$ $V_{DD} = 2.7V$ , $V_{CC} = 12V$ , $I_{REF} = 10\mu A$ No loading, All Display ON	Contrast=FF	-	100	-	$\mu A$
$I_{CC}$	Operating current for $V_{CC}$ $V_{DD} = 2.7V$ , $V_{CC} = 12V$ , $I_{REF} = 10\mu A$ , No loading, All Display ON	Contrast=FF	-	550	-	$\mu A$
$V_{IH}$	Hi logic input level		0.8* $V_{DDIO}$	-	$V_{DDIO}$	V
$V_{IL}$	Low logic input level		0	-	0.2* $V_{DDIO}$	V
$V_{OH}$	Hi logic output level		0.9* $V_{DDIO}$	-	$V_{DDIO}$	V
$V_{OL}$	Low logic output level		0	-	0.1* $V_{DDIO}$	V
$I_{SEG}$	Segment on output current $V_{DD}=2.7V$ , $V_{CC}=12V$ , $I_{REF}=10\mu A$ , Display on, Segment pin under test is connected with a 20K resistive load to $V_{SS}$	Contrast=FF	294	320	346	$\mu A$
		Contrast=AF	-	220	-	$\mu A$
		Contrast=7F	-	159	-	$\mu A$
		Contrast=3F	-	79	-	$\mu A$
		Contrast=0F	-	19	-	$\mu A$

## 6.2 ELECTRO-OPTICAL CHARACTERISTICS

### PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current consumption	-	12	14	mA	All pixels on (1)
Standby mode current consumption	-	1	2	mA	Standby mode 10% pixels on (2)
Normal mode power consumption	-	144	168	mW	All pixels on (1)
Standby mode power consumption	-	12	24	mW	Standby mode 10% pixels on (2)
Pixel Luminance	100	120		cd/m <sup>2</sup>	Display Average
Standby Luminance		20		cd/m <sup>2</sup>	
CIE <sub>x</sub> (White)	0.24	0.28	0.32		CIE1931
CIE <sub>y</sub> (White)	0.28	0.32	0.36		CIE1931
Dark Room Contrast	2000:1				
Viewing Angle	160			degree	
Response Time		10		μs	

(1) Normal mode condition :

- Driving Voltage : 12V
- Contrast setting : 0xA0
- Frame rate : 85 Hz
- Duty setting : 1/64


(2) Standby mode condition :

- Driving Voltage : 12V
- Contrast setting : 0x00
- Frame rate : 85 Hz
- Duty setting : 1/64




## 7. INTERFACE

### 7.1 FUNCTION BLOCK DIAGRAM



### 7.2 PANEL LAYOUT DIAGRAM



### 7.3 PIN ASSIGNMENTS

PIN NAME	PIN NO	DESCRIPTION
NC	1	No connection.
VSS	2	Ground.
VCC	3	Power supply for analog circuit.
VCOMH	4	Com Voltage Output. A capacitor should be connected between this pin and $V_{SS}$ .
IREF	5	Reference current input pin. A resistor should be connected between this pin and $V_{SS}$ .
VDD	6	Power supply for logic circuit.
VDDIO	7	This pin is a power supply pin of I/O buffer.
D7	8	Data bus(for parallel interface)
D6	9	Data bus(for parallel interface)
D5	10	Data bus(for parallel interface)
D4	11	Data bus(for parallel interface)
D3	12	Data bus(for parallel interface)
D2	13	Data bus(for parallel interface)
D1	14	Data bus(for parallel interface)
D0	15	Data bus(for parallel interface)
E/RD	16	MCU interface input. Data read operation is initiated when it's pull low.
WR	17	MCU interface input. Data write operation is initiated when it's pull low.
D/C	18	Data/ Command control. Pull high for write/read display data. Pull low for write command or read status.
RES	19	Reset signal input. When it's low, initialization of SSD1305 is executed.
CS	20	Chip select input.
VDDIO	21	This pin is a power supply pin of I/O buffer.
VDD	22	Power supply for logic circuit.
VSS	23	Ground.
VSS	24	Ground.
VCOMH	25	Com Voltage Output. A capacitor should be connected between this pin and $V_{SS}$ .
VCC	26	Power supply for analog circuit.
NC	27	No connection.

### 7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 132x64= 8448bits.


For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software.

OUT	Row Address			OUT	Column Address		
	Direction='1'	Direction='0'			Remap='0'	Remap='1'	
COM0	0x3Fh	0x00h	PAGE 0	D0	0x00h	0x88h	SEG0
COM1	0x3Eh	0x01h		D1	0x01h	0x82h	SEG1
COM2	0x3Dh	0x02h		D2	0x02h	0x81h	SEG2
COM3	0x3Ch	0x03h		D3	0x03h	0x80h	SEG3
COM4	0x3Bh	0x04h		D4	0x04h	0x7Fh	SEG4
COM5	0x3Ah	0x05h		D5	0x05h	0x7Eh	SEG5
COM6	0x39h	0x06h		D6	0x06h	0x7Dh	SEG6
COM7	0x38h	0x07h		D7	0x07h	0x7Ch	SEG7
COM8	0x37h	0x08h	PAGE 1	D0	0x80h	0x03h	SEG128
COM9	0x36h	0x09h		D1	0x81h	0x02h	SEG129
COM10	0x35h	0x0Ah		D2	0x82h	0x01h	SEG130
COM11	0x34h	0x0Bh		D3	0x83h	0x00h	SEG131
COM12	0x33h	0x0Ch		D4			
COM13	0x32h	0x0Dh		D5			
COM14	0x31h	0x0Eh		D6			
COM15	0x30h	0x0Fh		D7			
COM16	0x2Fh	0x10h	PAGE 2	D0			
COM17	0x2Eh	0x11h		D1			
COM18	0x2Dh	0x12h		D2			
COM19	0x2Ch	0x13h		D3			
COM20	0x2Bh	0x14h		D4			
COM21	0x2Ah	0x15h		D5			
COM22	0x29h	0x16h		D6			
COM23	0x28h	0x17h		D7			
COM48	0x0Fh	0x30h	PAGE 6	D0			
COM49	0x0Eh	0x31h		D1			
COM50	0x0Dh	0x32h		D2			
COM51	0x0Ch	0x33h		D3			
COM52	0x0Bh	0x34h		D4			
COM53	0x0Ah	0x35h		D5			
COM54	0x09h	0x36h		D6			
COM55	0x08h	0x37h		D7			
COM56	0x07h	0x38h	PAGE 7	D0			
COM57	0x06h	0x39h		D1			
COM58	0x05h	0x3Ah		D2			
COM59	0x04h	0x3Bh		D3			
COM60	0x03h	0x3Ch		D4			
COM61	0x02h	0x3Dh		D5			
COM62	0x01h	0x3Eh		D6			
COM63	0x00h	0x3Fh		D7			

## 7.5 INTERFACE TIMING CHART

### 8080-Series MCU Parallel Interface Timing Characteristics

Symbol	Parameter	Min	Typ	Max	Unit
$t_{cycle}$	Clock Cycle Time	300	-	-	ns
$t_{AS}$	Address Setup Time	0	-	-	ns
$t_{AH}$	Address Hold Time	0	-	-	ns
$t_{DSW}$	Write Data Setup Time	40	-	-	ns
$t_{DHW}$	Write Data Hold Time	7	-	-	ns
$t_{DHR}$	Read Data Hold Time	20	-	-	ns
$t_{OH}$	Output Disable Time	-	-	70	ns
$t_{ACC}$	Access Time	-	-	140	ns
$PW_{CSL}$	Chip Select Low Pulse Width (read)	120	-	-	ns
	Chip Select Low Pulse Width (write)	60	-	-	ns
$PW_{CSH}$	Chip Select High Pulse Width (read)	60	-	-	ns
	Chip Select High Pulse Width (write)	60	-	-	ns
$t_R$	Rise Time	-	-	15	ns
$t_F$	Fall Time	-	-	15	ns




## 8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

### 8.1 POWER ON / OFF SEQUENCE


#### Power ON sequence:

1. Power ON  $V_{DD}$ ,  $V_{DDIO}$ .
2. After  $V_{DD}$ ,  $V_{DDIO}$  become stable, set RES# pin LOW (logic low) for at least  $3\mu s(t_1)$  and then HIGH (logic high).
3. After set RES# pin LOW (logic low), wait for at least  $3\mu s(t_2)$ . Then Power ON  $V_{CC}$ .(1)
4. After  $V_{CC}$  become stable, send command AFh for display ON. SEG/COM will be ON after  $100ms(t_{AF})$ .



#### Power OFF sequence:


1. Send command AEh for display OFF.
2. Power OFF  $V_{CC}$ . (1), (2)
3. Wait for  $t_{OFF}$ . Power OFF  $V_{DD}$ ,  $V_{DDIO}$ . (where Minimum  $t_{OFF}=80ms$ , Typical  $t_{OFF}=100ms$ )



#### Note:

- (1) Since an ESD protection circuit is connected between  $V_{DD}$ ,  $V_{DDIO}$  and  $V_{CC}$ ,  $V_{CC}$  becomes lower than  $V_{DD}$  whenever  $V_{DD}$ ,  $V_{DDIO}$  is ON and  $V_{CC}$  is OFF as shown in the dotted line of  $V_{CC}$  in above figures.
- (2)  $V_{CC}$  should be disabled when it is OFF.

## 8.2 APPLICATION CIRCUIT



## 8.3 COMMAND TABLE

Refer to IC Spec.: SSD1305

## 9. RELIABILITY TEST CONDITIONS

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85°C, 240hrs	5
2	High temp. (Operation)	70°C, 120hrs	5
3	Low temp. (Operation)	-40°C, 120hrs	5
4	High temp. / High humidity (Operation)	65°C, 90%RH, 120hrs	5
5	Thermal shock (Non-operation)	-40°C ~85°C (-40°C /30min; transit /3min; 85°C /30min; transit /3min) 1cycle: 66min, 100 cycles	5
6	Vibration	Frequency : 5~50HZ, 0.5G Scan rate : 1 oct/min Time : 2 hrs/axis Test axis : X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle 、 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5


### **Test and measurement conditions**

1. All measurements shall not be started until the specimens attain to temperature stability.
2. All-pixels-on is used as operation test pattern.
3. The degradation of Polarizer are ignored for item 1, 4 & 5.

### **Evaluation criteria**

1. The function test is OK.
2. No observable defects.
3. Luminance: > 50% of initial value.
4. Current consumption: within ± 50% of initial value.

**10. EXTERNAL DIMENSION**





**11. PACKING SPECIFICATION**

Revision A03	Date 2008/07/10	Note Modify amount
-----------------	--------------------	-----------------------

Item	Part No.	Description	QTY
1	9815204000	P15204 Module Assy	1920
2	3008000207	Tray 330x270x8.6mm, PS, t=0.7mm	42
3	3010000002	5G 矽膠乾燥劑	8
4	3003000012	真空包裝袋 480x285x90mm	2
5	3003000016	Antistatic Bubble Bag 440x(350+450)mm	2
6	3001000005	Pizza Box 345x285x88, B洪	2
7	3000000009	黑色 Carton, 385x305x203mm	1
8	3006000000	Label	3
9	3208000125	封箱膠帶, W=48mm, L=910cm	

General Tolerance		Scale		Unit		Sheet		PROJECT CODE	
Length (mm)	Tolerance(mm)	1:3.5	Module	mm	1/1	P15204			
0 ~ 8	±0.1	M.E.	E.E.	Spec.	Approved	PART NAME		Revision	
8 ~ 25	±0.2	Iven Lee	Kevin Huang	Irene Fan	Strong Tsai	Packing Tray Instruction		03	
25 ~ 50	±0.3	David Li	David Li			PARTS NO.		Revision	
						9915204000		03	

**RITdisplay Corporation**

## **12. APPENDIXES**

### **APPENDIX 1: DEFINITIONS**

#### **A. DEFINITION OF CHROMATICITY COORDINATE**

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.


#### **B. DEFINITION OF CONTRAST RATIO**

The contrast ratio is defined as the following formula:

$$\text{Contrast Ratio} = \frac{\text{Luminance of all pixels on measurement}}{\text{Luminance of all pixels off measurement}}$$

#### **C. DEFINITION OF RESPONSE TIME**


The definition of turn-on response time  $T_r$  is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time  $T_f$  is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.



**Figure 2 Response time**

### D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.




**Figure 3 Viewing angle**

## APPENDIX 2: MEASUREMENT APPARATUS


### A. LUMINANCE/COLOR COORDINATE

PHOTO RESEARCH PR-705, MINOLTA CS-100




### B. CONTRAST / RESPONSE TIME / VIEWING ANGLE

WESTAR CORPORATION FPM-510



**C. ESD ON AIR DISCHARGE MODE**



## APPENDIX 3: PRECAUTIONS

### A. RESIDUE IMAGE

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.